

In the Abstract

Please amend the ABSTRACT OF THE DISCLOSURE of this application as follows:

1       --A data processing system with a microprocessor. The  
2 microprocessor has ~~in an~~ instruction execution pipeline ~~includes~~  
3 including fetch and decode stages and several functional execution  
4 units. Fetch packets contain a plurality of instruction words.  
5 Execute packets include a plurality of instruction words that can  
6 be executed in parallel by two or more execution units. An  
7 execution packet can span two or more fetch packets. A  
8 predetermined bit in each instruction marks whether the next  
9 instruction is executed in parallel with the current instruction.  
10 Instructions in an execute packet are dispatched to appropriate  
11 functional execution units based on instruction type. Upon a  
12 branch into an execute packet instructions at memory addresses  
13 before the branch location are not executed in parallel with  
14 instructions following the branch location.--